

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	10996	((processor subassemb\$4 assembl\$4 component\$3 cpu (transistor mos cmos mosfet nmos pmos ("p" adj (mos fet transistor bjt)) ("n" adj (mos fet transistor bjt)) transistor fet bjt jfet igbt npn pnp igfet (mos adj fet)) ) with series with (connect\$3 interconnect\$3 (inter adj connect\$3)) And ((Clock\$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variabl\$3 varied modulat\$4) )	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 13:20
S2	8720	((processor subassemb\$4 assembl\$4 component\$3 cpu (transistor mos cmos mosfet nmos pmos ("p" adj (mos fet transistor bjt)) ("n" adj (mos fet transistor bjt)) transistor fet bjt jfet igbt npn pnp igfet (mos adj fet)) ) with series with (connect\$3 interconnect\$3 (inter adj connect\$3)) same (power voltage potential supply source vss vcc vdd ground gnd) ) And ((Clock \$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variabl\$3 varied modulat\$4) )	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 13:31
S3	6805	((processor subassemb\$4 assembl\$4 component\$3 cpu (transistor mos cmos mosfet nmos pmos ("p" adj (mos fet transistor bjt)) ("n" adj (mos fet transistor bjt)) transistor fet bjt jfet igbt npn pnp igfet (mos adj fet)) ) with series with (connect\$3 interconnect\$3 (inter adj connect\$3)) with (power voltage potential supply source vss vcc vdd ground gnd) ) And ((Clock \$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variabl\$3 varied	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 13:32

		modulat\$4) )				
S4	4499	((processor subassemb\$4 assembl\$4 component\$3 cpu (transistor mos cmos mosfet nmos pmos ("p" adj (mos fet transistor bjt)) ("n" adj (mos fet transistor bjt)) transistor fet bjt jfet igbt npn pnp igfet (mos adj fet)) ) with series near5 (connect\$3 interconnect\$3 (inter adj connect\$3)) near5 (power voltage potential supply source vss vcc vdd ground gnd) ) And ((Clock \$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variab\$3 varied modulat\$4) )	US_PGPUB; USPAT; USCOR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 13:33
S5	1681	((processor subassemb\$4 assembl\$4 component\$3 cpu (transistor mos cmos mosfet nmos pmos ("p" adj (mos fet transistor bjt)) ("n" adj (mos fet transistor bjt)) transistor fet bjt jfet igbt npn pnp igfet (mos adj fet)) ) with series near5 (connect\$3 interconnect\$3 (inter adj connect\$3)) near5 (power voltage potential supply source vss vcc vdd ground gnd) ) And ((Clock \$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variab\$3 varied modulat\$4) ) and ("324"/\$3. cds. "326"/\$3.ccls. "327"/\$3. cds. "716"/\$2.ccls.)	US_PGPUB; USPAT; USCOR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 13:36
S6	1211	((processor subassemb\$4 assembl\$4 component\$3 cpu (transistor mos cmos mosfet nmos pmos ("p" adj (mos fet transistor bjt)) ("n" adj (mos fet transistor bjt)) transistor fet bjt jfet igbt npn pnp igfet (mos adj fet)) ) with series near5 (connect\$3 interconnect\$3 (inter adj connect\$3)) near5 (power voltage potential supply source vss vcc vdd ground gnd) ) And ((Clock \$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variab\$3 varied	US_PGPUB; USPAT; USCOR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 13:38

		modulat\$4) ) and ("324"/\$3.cds. "326"/\$3.cds. "327"/\$3.cds. "716"/\$2.cds.) and (@ad<"20031121")				
S7	998	series near2 (connect\$3 interconnect\$3 (inter adj connect\$3)) near2 (power voltage potential supply source vss vcc vdd ground gnd) And ( (Clock\$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variabl\$3 varied modulat \$4) ) and ("324"/\$3.cds. "326"/\$3.cds. "327"/\$3.cds. "716"/\$2.cds.) and (@ad<"20031121")	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 13:43
S8	499	S6 not S7	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 14:54
S9	108	("324"/\$3.cds. "326"/\$3.cds. "327"/\$3.cds. "716"/\$2.cds.) And @ad<"20031121" And (stage with series near3 (connect\$3 interconnect\$3 (inter adj connect\$3)) near5 (power voltage potential supply source vss vcc vdd ground gnd) same (Clock\$3 "clk" "ck") )	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 15:16
S10	0	("2003/0155963").URPN.	USPAT	OR	ON	2008/10/14 15:38
S11	1	processor near9 series near2 (connect\$3 interconnect\$3 (inter adj connect\$3)) near2 (power voltage potential supply source vss vcc vdd ground gnd) And ( (Clock\$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variabl\$3 varied modulat\$4) ) and ("324"/\$3.cds. "326"/\$3.cds. "327"/\$3.cds. "716"/\$2.cds.) and (@ad<"20031121")	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 15:40

S12	0	microprocessor near9 series near2 (connect\$3 interconnect\$3 (inter adj connect\$3)) near2 (power voltage potential supply source vss vcc vdd ground gnd) And ( (Clock\$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variab\$3 varied modulat \$4) ) and ("324"/\$3.ccls. "326"/\$3.ccls. "327"/\$3.ccls. "716"/\$2.ccls.) and (@ad<"20031121")	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 15:41
S13	2	cpu near9 series near2 (connect\$3 interconnect\$3 (inter adj connect\$3)) near2 (power voltage potential supply source vss vcc vdd ground gnd) And ( (Clock\$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variab\$3 varied modulat\$4) ) and ("324"/\$3. ccls. "326"/\$3.ccls. "327"/\$3. ccls. "716"/\$2.ccls.) and (@ad<"20031121")	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 15:41
S14	438	circuit near9 series near2 (connect\$3 interconnect\$3 (inter adj connect\$3)) near2 (power voltage potential supply source vss vcc vdd ground gnd) And ( (Clock\$3 "clk" "ck") with (shift\$3 chang\$3 alter\$3 adjust\$4 vary\$4 variab\$3 varied modulat\$4) ) and ("324"/\$3. ccls. "326"/\$3.ccls. "327"/\$3. .ccls. "716"/\$2.ccls.) and (@ad<"20031121")	US_PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/14 15:41

10/ 15/ 2008 12:51:41 PM

C:\ Documents and Settings\ SMemula\ My Documents\ EAST\ Workspaces\ 10534462b.wsp